11/27/2007 13:07 FAX @1002/013

## ATTORNEY'S DOCKET NO: 200309970-1

## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: Paul Mantey et al.

Serial No: 10/662,034

Filed: September 12, 2006

For: Communications Bus Transceiver

Examiner: Matthew D. Spittle

Art Unit: 2111

### RULE 131 DECLARATION

- I, Paul Mantey, do hereby declare that:
- 1. I am Paul Mantey. I am an inventor of the subject matter claimed in the above-referenced patent application. I am, and at all relevant times have been, an employee of Hewlett Packard Company, to which I have assigned all right, title, and interest in the subject matter of the above-referenced patent application.
- 2. Before September 9, 2003, I and the other named inventors of the above-referenced patent application actually reduced to practice, in the United States, a system which implemented all of the limitations of the claims of the above-referenced patent application, as those claims were presented on June 21, 2007.
- More specifically, before September 9, 2003, I and the other inventors of the above-referenced patent application reduced

11/27/2007 13:07 FAX ☑ 003/013

Application Serial No. 10/662,034 Attorney Docket No. 200309970-1

to practice the Manageability Communications Bus shipped in the 2<sup>nd</sup> generation Hewlett Packard Keystone and Matterhorn systems, known publicly as the rx8620, rx7620, rp8420, and rp7420 systems. The Manageability Communications Bus, embodiments of which are described in this patent application, improved the efficiency of the I<sup>2</sup>C communication protocol, allowing greater bandwidth of communication between cell controllers and the system controller, and improving firmware update times within the system. This system included at least the features described in the attached signed and witnessed Invention Disclosure document.

4. Certain dates have been redacted from the attached Invention Disclosure document. All of the redacted dates are earlier than September 9, 2003. 11/27/2007 13:07 FAX **☑** 004/013

Application Serial No. 10/662,034 Attorney Docket No. 200309970-1

I further declare under penalty of perjury pursuant to the laws of the United States of America that the foregoing is true and correct, and that this declaration was executed by me on Nov 27 , 20<u>07</u>, in the city of <u>Moenix</u>

state of Hozona

Paul Mantey (Declarar

Write in Dark Ink on Front Side Only, Please

INVENTION DISCLOSURE PONO 200309970

DATE ROVO

PAGE ONE OF

ATTORNEY LPE Instructions: The information contained in this document is COMPANY CONFIDENTIAL and may not be disclosed to others without price

authorization. Submit this disclosure to the HP Legal Department as soon as possible. No patent projection is possible until a patent application is authorized, prepared, and submitted to the Government. Descriptive Title of Invention: Method and Apparatus for an IZC Bus Transcaiver with FIFOs, automatic retry, byte timers, fair arbitration, and automatic, programmable CRC generation.

Name of Project: ROME-X

Product Name or Number: RP8420 (Follow on to RP8400)

Was a description of the invention published, or are you planning to publish? If so, the date(s) and publication(s):

Was a product including the invention announced, offered for sale, sold, or is such activity proposed? If so, the date(s) and location(s):

Was the invention disclosed to anyone outside of HP, or will such disclosure occur? If so, the date(s) and name(s):

If any of the above situations well occur within 3 months, call your IP atterney or the Legal Department new at 1-898-4919 or 970-898-4919 Was the invention described in a tab book or other record? If so, please identify (lab book #, etc.)

Yes - Verilog files and Word specification documents.

Was the invention built or tested? If so, the date:

Yes - Development is underway

Was this invention made under a government contract? If so, the agency and contract number: No

Description of Invention: Please preserve all records of the invention and attach additional pages for the following. Each additional page should be signed and dated by the inventor(s) and witness(es).

- A Description of the construction and operation of the invention (Include appropriate schematic, block, & timing diagrams; drawings; samples; graphs; flowcharts; computer listings; test results; etc.)
- Advantages of the invention over what has been done before.
- C. Problems solved by the invention.
- D. Prior solutions and their disadvantages (if available, attach copies of product literature, technical articles, patents, etc.).

Signature of inventor(s): Pursuant to my (our) employment agreement, I (use) subplit this disclosure on this date. [February 11, 2003. ]

00312357 Paul J. Manley 898-3807 MS 3U-B5 40NS-FSTL Employee No. Name Tenel Maiston Entity & Lab Name 00592064 Mike D. Young 40NS-FSTL 898-4766 MS 3U-85 Employee No Name Telnet Mailston Entity & Lab Name 00244173 David R. Macrorowski 898-6261 MS 3U-85 40NS-FSTL Employee No. Name Sinnahire Telnet Mailstop Entity & Lab Name Employee No Signature Telnet Mailston Entity & Lab Name (If more than four inventors, include additional information on another copy of this form and attach to this document)

Form 3.1 idf.doc, rev. 06/03/00

# Write in Dark Ink on Front Side Only, Please

INVENTION DISCLOSURE	COMPANY CONFIDENTIAL	PAGE_	OF
Signature of Witness(es): (Please by to obtain	he signature of the person(s) to whom invention was liest disclosed,	3	
The invention was first explained to, and up	nderstood by, me (us) on this date: [		
Full Name	Signaturb / 1		Date of Signature
Christopher Shawn Kroeger	C. Alsen flow		
	( paper )   '		Date of Signature
Michael & Davis	ffetel V. In		
	(If more than four inventors, include add, information on a copy of the	is form & attac	th to this document)
inventor's Full Name			
Paul J. Mantey Street			
5212 Greenview Drive			
City		State	Zφ
Fort Coliffes, CO 80525			
Do you have a Residental P.C. Address? P.C. BOX	City	Slate	Zip
No Onseted as (nickname, middle name, etc.)	Catzenship		
The state of the s	U.S.		
inventor's Full Name			
Michael D. Young			
Street	W. A		
1766 DeWoose Street			
Coy		State	Zip
Fort Collins, CO 80526			
Do you have a Residential P.O. Address? P.O. BOX	City	State	Σip
Greated at (incineme, mobile narise, etc.) Miles	Citizenship U.S.		
Investor's Full Name	· · · · · · · · · · · · · · · · · · ·		
Cavic R. Maciorowski			
Stret			
2043 Blue Mountain Road			1
Vily		State	Zip
Longmont, CO 66564			1
Do you have a Residental P.O. Address? P.O. BOX	City	Sisse	Žip .
Greated to Unickname middle name, (IC.)	Citzenship		
Dave	U.S.		
hwentor's Full Name			
Street			
			Í
Siy.		Rosse	Ziu
Do you have a Residential P.G. Address? P.O. BOX	· · · · · · · · · · · · · · · · · · ·		
Service of resonances to withtest N. P.O. BOX	City	Suje	Zp
Granted as inscistance, muldle stamp, etc.)	Citizenghip		
	Cilizargrip		

11/27/2007 13:08 FAX Ø2007/013

## Write in Dark Ink on Front Side Only, Please

	Please proserve all records of the invention and attach additional pages for the following. Each be signed and dated by the inventor(s) and witness(as).	
<ul> <li>Description of the cons graphs, flowcharter con</li> </ul>	struction and operation of the invention (include appropriate schematic, block, & timing diagrams; imputer listings; lest results; etc.)	drawings; samples.
	•	ă,
	ţ	\$
B. Advantages of the inve	milion over what has been done before.	
z- Transmagos at the Mile	mice are madified occil dollo beliefu.	
<ul> <li>Problems solved by the</li> </ul>	invention.	
<ol> <li>Prior solutions and their</li> </ol>	disadvantages (if available, attach copies of product liferature, technical articles, parents, etc.).	
orm 7.1 idless are 00000		

Form 3.1 idf rios, rev. 06/03/00

11/27/2007 13:08 FAX 2008/013

Write in Dark Ink on Front Side Only, Please

11/27/2007 13:09 FAX Ø 1009/013

 A) Description of the construction and operation of the invention (include appropriate schematic, block, & timing diagrams; drawings; samples; graphs; flowcharts; computer listings; test results; etc.)

The MCB (Manageability Communications Bus) design consists of two primary (send and receive) state memorians, each with an attached FIFO. The state machines and FIFOs interface to a previously purchased TWSI (Two Wire Serial Interface, e.g. 12C) master/state core as shown in libel diagram.

#### Sending Messages:

To send a message, the host processor writee the destination address. The processor then writes the payload data to the send FIFO. The processor must write an initium of one byte to the sand FIFO before writing the message length registers. The process of writing the message length registers that process of writing the message length register initiates the transmission. The send state machine laddress the gestation address and the first data byte in the massage length accurate and initiates a command to the core to send the data byte to the destination address. The processor continues to lead the complete message in the FIFO direction show water man't to indicate to the processor that it could accorpt more data without stabing the transmission bus). Once the message has been completely send, the send machine initiates are and command to the states core. The state once them can be success for error) to the processor indicating that the message was accorpsainly transmitted and that the observation CRC byte writing the the message was accorpsainly transmitted and that the observation CRC byte writing the processor indicates and processor indic

#### AUTOMISOC KED

If the master did not successfully negotiate for the bus (arbitration loss) or it targeted a device that was not present, or not operating (slave mat), the master will automatically retly the message at the next instance that if detects the bus is then. There are three conditions for automatic retly: 1) it has to be enabled in the register set, 2) the start of the message must still be in the FIFO, and 3) the number of retries that has occurred for this particular message must not exceed a user defined limit.

### Fair Arbitration:

Automatic notity cuits down on the processor overhead required in sond messages, but it also results in a highly organized buts. That is, it is guite levely that several different misaters will have pending messages in her queue during the time which another device owns the bus. Once the original owner completes the transaction, the other master will sense he bus spoing free et the same time, and initiate heir remanders and it is sense time. The bus master that is earnding to the lowest address, or is the first to send a unique low data bit, will always with the bus, all is possible, freedoms, for these masters to never gain access to the bus due to their priority level. By altering held busfree timer (the timer mechanism that senses when the bus becomes free) in a round-robin fashlon (adding a constant multiplied by a minority level it is a cossible for indee educates to aim access to the bus.)

#### Receiving Messages:

When the slave side of the master/sieve TMS loon is tangeled as a lawe, the quoine machine is adminded, taking date from the TMSI core, moving date from the core and practing in the scovier FEO. The receive methels will continue responding to the TMSI core, moving date from the core and placing it into the receive FEO until the end of the massage is signated by the meature. If the receive message accessed the FEPO, a high water mask, and than a full mant both trigger indestendent interrupts to the processor indicating of all-status in the IFPO. Once the entire message has been southercoveral across the buts, the master will command a regard of the receive core. The receive core is the sensitive core that the continuously uprated during the receipt of the missage. The specific protocol implemented in this case requires fast the checksium or CRC byte all setting the DMS Upon completion of the transaction, the recording message inachine will interrupt the processor, indicating this or message, somplete, stored in the FIFO, and that the checksium or CRC was 8000 to indicate a suppossful message.

### Byte Timers:

In the event that a bus master or slave locks up the I2C bus, a byte-timer watch-dog has been implemented to force all of the devices of of the bus and then allow those that are still functional to re-connect to the bus. For instance, it is not processor were to creatly before it was able to service a receive interrupt indicating that the receive FIFO was getting full, then this FIFO would continue to fill, and upon fitting the FIFO, the receive mething

would stall the ICC bus until the FIFC was empired sufficiently in allow more data to be written to it. This stall could stall indifficulty unless a byte time was implamented. Byte timens in each core that attached to the bus would inger all roughly the same time and flush their FIFCs of pending messages. They would also signal would interest their body processors that a byte immoust even the sociation of the bus. The feeled processor would not (Rivally see this timeout even), the occurred on the bus. The feeled processor would not (Rivally see this timeout even). However, the receive FIFC attached to this machine would be flushed, and the iransaction would class itself.

### Failed processor detection mechanism:

In the above scenario, detecting which host processor had falled would be difficult. Any subsequent messages written to this device would cause a type injected failure to re-occur. Perhaps the other but stransceive has would deleted that sends to this particular, laied host, cause repeated byte lineauts and mentione, this device would be removed from the list of acceptable targets. However, there would be no information available as to why the perincular droit bett failed.

However, if the MCD were designed to detect such a falled processor condition, it could automatically do one, or both of the following:

- a) Alternpt to revert the host processor and bring it back from a crashed state. A signal could be brought out of the MCB machine that when wheld to the processors watchdog conholler would cause a processor. Then the other MCB machine would attempt the second option.
- b) Enable a direct connection between the save IZC device in the mesterslave core and the processor bus and send a message to the other bus hosts buil a faiter condition estate on this particular device. The other devices could then access the faited processor bus via the IZC bus and attempt to degrees the mechanism that caused the processor's failure. This would greatly benefit the system designers in debugging any system failure.

#### B) Advantages of the invention over what has been done before

 This invention implements an I2C bus with send and receive FIFOs, multi-master support, automatic retry, and fair arbitration in order to improve both bandwidth and stability of the communications link.

- a The Send and Receive FIFOs reduce the interrupt latency on the bus. They affectively hide the processor interrupt service multire delay through proper setting of high-water (for receive) and low water (for send) marks within the FIFOs.
- b. Multi-master support increases the bandwidth of the bus since the devices do not have to request the bus from a single master. Each device can arbitrate for the bus directly and monitor the state of the bus to determine if these won arbitration.
- Automatic retry capability allows for a master with a pending transaction to automatically rearbitrate for the bus once the previous owner of the bus finishes mastering a transaction.
- d. The fall arbitration scheme evercomes the inherent I2O protocol problem where the device sending the lowest larget address (or if the larget addresses are the same. The device which sends the first unique low data bit wise the fus.)
- Automatic checksum or CRC generation reduces processor overhead in message transactions.

### C) Problems solved by the invention,

- a. This invantion allowed for an I2C bus to operate at near peak-bandwidth by eliminating the interrupt-on-byte latency shrough the addition of FIFCs and by separating the send and receive buffers into separate, statemachine controlled entities.
- It permitted four masters of a similar type, doing concurrent work (booting a system) to gain access to the bus by providing a fair arbitration.
- The réed for a higher speed link between the manageability processor and the four cell processors was met without mortifying the physical layout of the I2C bus between the five devices (increased bus benowlith without modifying the physical bus topologic.)
- Prior solutions and their disadvantages (if available, attach copies of product literature, technical articles, patents, etc.).

- a. Citder two-wire bus protocols (e.g. SMBus or IZC) supported multi-master configurations (5 masters on one bus), and could operate at 100 or 400 little with interrupt-on-byte processor interface. Fair arbitration was guaranteed by the inherent randomness of letterrupt service routine latencies within the processor.
  - Interrupt-on-typic mechanism means that for every byte transmitted, the bus must stall for the length of the broagest informupt sender proties time for freesiving processor interrupt to piace the next type into the transmit buffer). At 100 kHz, the transmission of one byte takes 100 usec. The typical interrupt service time of a microcontroller in this application can very from -75 --150 usec. for longer, depending upon load conditions). Thus, the interrupt overhead adds 75 to 150% latency for the use. In other words, where as a 100 kHz bus has a theoretical peak bandwidth of 11 kB/sec, this interrupt latency reduces the theoretical bandwidth of the bus to approximately 4 57 kB/sec.
  - ii. While the randomness of the delay in the interrupt response time does allow, statistically, for all 5 processors to eccess the bus in a fair manner, the west period for the bus to become free is unreasonably ions.
- b There are other higher speed protocols available (e.g. Ethernet, USB, etc) with higher bandwidths, but these protocols have generally more expensive IP or routing fabrics (require the use of magnetics, trubs, expensive IP, complicated drivers, etc.).

9	9	
2	ğ	
2	5	
פ	Ó	
	É	

an extensión	American State of Sta	
d andrew- se	The state of the s	
Annual and Annual Annua		

